Abstract-Power bus structures in printed circuit boards with solid power and ground planes exhibit resonances. When the power bus is resonant, the power bus impedance can increase dramatically. This paper explores the effect of component equivalent series resistance (ESR) on power bus resonances. General guidelines for selecting an optimum ESR are provided and are supported by laboratory measurements and numerical simulations.
Fig. 1. Test board used in experiments.
to the power bus, like decoupling capacitors and integrated circuits, can be included in the model by adding the component's admittance to the appropriate grid point of the model. Conductive, dielectric, and component loss can be modeled accurately with this technique. Radiation loss is not modeled, but this loss mechanism is typically insignificant compared to the other loss mechanisms in a printed circuit board [1] , [3] .
The test boards used for this study were 72 mm 50 mm; the dielectric was 0.493 mm (19.4 mils) thick with an effective relative dielectric constant, , equal to 6.78, and a loss tangent equal to 0.020. The measurement port was at (46, 26) mm. An illustration of the test board is shown in Fig. 1 . Several test boards with identical layouts were constructed, each having a different number of components mounted on them. The fully populated test board had eight octal clock drivers, with loaded outputs. There were 33 10-nF capacitors and one 22-F capacitor to provide decoupling. The remaining test boards had identical layouts, but fewer mounted components. One test board had only decoupling capacitors mounted, one had only integrated circuits mounted, and one was completely unpopulated. The power bus impedance of the test boards was measured in the laboratory with an HP8753D network analyzer. The octal clock drivers were not powered during all measurements.
The unpopulated test board was modeled using a transmission line grid. The simulation results are compared to the measured results in Fig. 2 . The large peaks in the impedance correlate to resonant frequencies of the power bus. The quality factors of the resonant peaks can be calculated using (1) where is the resonant frequency and BW is the 3-dB bandwidth of the resonant peak. The quality factors at the first few resonant frequencies are indicated in the figure. For this test board, the 1521-3323/02$17.00 © 2002 IEEE factors at several resonances were high. Therefore, on this test board, conductive and dielectric losses do not lower the quality factor enough to significantly damp the power bus resonances.
A second test board, one with only decoupling capacitors mounted, was measured and modeled. Each of the 33 decoupling capacitors had a mounted equivalent series inductance (ESL) of 1.1 nH, and an equivalent series resistance (ESR) of 100 m . The ESL and ESR of the mounted capacitors were determined from a power bus impedance measurement of an unpopulated board with one mounted capacitor [4] . The measured power bus impedance is shown in Fig. 3 . The decoupling capacitors tend to shift the resonant peaks of the power bus impedance, but the peak power bus impedance at resonance is not significantly reduced. As configured, the decoupling capacitors do not supply enough loss to significantly damp the power bus resonances. At low frequencies, the impedance appears to reach 0 at dc. However, the first data point in all of the figures is at 1 MHz not dc and only appears to be at dc because the data is plotted on a linear frequency scale. The third test board, the board with only the integrated circuits mounted, was measured with the network analyzer. The results are shown in Fig. 4 . The integrated circuits on this test board provide enough loss to significantly damp most of the resonant peaks. The quality factors of each resonant peak are indicated in the figure.
To reduce the power bus impedance even further, new lossy components could be added to the PCB or existing components could be modified. A procedure for reducing power bus impedance by adding new lossy components to the edges of a printed circuit board has been investigated before [2] . This work will focus on modifying existing components on the board to enhance component loss, specifically, by selecting the ESR of the decoupling capacitors.
II. OPTIMIZING COMPONENT LOSS
To optimize component loss, the ESR of the decoupling capacitors can be modified. One way to compute the optimum ESR of each capacitor is to calculate the equivalent average resistance between the power planes needed to attain a particular quality factor and to then relate that to the value of ESR.
The quality factor of a cavity filled with a dielectric material is related to the loss tangent as [5] , [6] (2) and the loss tangent is related to the conductivity of the dielectric material as (3) where is the conductivity of the dielectric material between the power planes, is the frequency, is the effective relative permittivity of the dielectric and is the permittivity of free space. The resistance across a material with a cross-sectional area , a depth , and a conductivity , is given as (4) Substituting (4) into (2) and (3) yields the equivalent distributed resistance,
, that is needed to get a quality factor, , at a given frequency,
If more than one lossy component is added to the power bus, then the value of the resistance in each component, , should be equal to (6) where is the number of equal-valued resistive components added to the power bus. As more resistive elements are added to the power bus, the optimum resistance of each component, , increases.
For the test board, the equivalent distributed resistances required to obtain a quality factor of 1 at 1 GHz and 3 GHz are 0.36 and 0.12 , respectively. A quality factor of 1 will produce a significantly damped resonant peak and a smooth impedance profile. According to (6) , with 33 decoupling capacitors on the test board, the ESR of each decoupling capacitor on the test board should be 33 times (12 and 4 at 1 GHz and 3 GHz, respectively). A numerical simulation of the test board with modified decoupling capacitors is shown in Fig. 5 . As configured, the power bus is not damped enough to lower the resonant peaks. The reason the calculated value of is not effective is that the ESL of the decoupling capacitors is too high. At 3 GHz, the magnitude of the inductive reactance, , is approximately 21 . With this ESL, the reactive impedance of each decoupling capacitor is significantly larger than the optimum ESR and very little power can be dissipated in the components.
To determine the usefulness of (5) as a means of determining the optimum ESR, the ESL of the decoupling capacitors was changed from 1.1 nH to 0.1 nH in the numerical model. This way, the inductive impedance, , is lower than up to several GHz. The results of this change are shown in Fig. 6 . The solid curve in Fig. 6 shows the power bus impedance when the optimum value of ESR at 3 GHz (4 ) is used. As shown in (5) as long as the connection inductance impedance ( ) is less than . The other two curves in Fig. 6 show the power bus impedance when nonideal values of the ESR are used. For values of ESR that are a factor of 10 higher than optimum, (5) suggests that the of the resonance will be about 10. We might also expect the same to be true for values of ESR that are a factor of 10 lower than optimum. Assuming 4 is optimum for our test board, we would then expect boards with ESR 40 and ESR 0.4 to exhibit resonant peaks with s on the order of 10. This expectation is confirmed by the curves in Fig. 6 . If the ESR is a factor of 100 higher or lower than the optimum value of ESR, then (5) suggests the should be much higher. In Fig. 7 , the power bus impedance with ESR 400 and with ESR 0.04 is shown. The curves in Fig. 7 support this expectation.
For the boards used in this study, the ESL (1.1 nH) was too high for capacitors with a 4-ESR to be effective. One solution would be to add more decoupling capacitors so that the optimum ESR would be higher than . With this option, low values of are attainable and the only limitation is the number of lossy capacitors that can be put on the printed circuit board. For this test board, the number of capacitors (33) was already high for a board this size, so another solution is needed.
The second option is to keep the same number of capacitors on the board, and to increase the ESR to maximize power dissipation through the caps. In this situation, it is no longer possible to completely damp the resonances, but some reduction in is still possible. Since a maximum amount of power will be dissipated through the capacitor when the ESR is equal to [7] , the ESR of all decoupling capacitors should be changed to . For the test board in this study, at 3 GHz, is approximately 20 , so the best choice of ESR is 20 . Simulations of the original test board are shown in Fig. 8 with an ESR of 20 . With this ESR, the power bus impedance is lower than the power bus impedance of the original test board and the board with ESR equal to .
III. CONCLUSIONS
Component losses have the potential to reduce power bus impedance at resonant frequencies. The results presented in the previous sections suggest a methodology for selecting the optimum ESR of components uniformly distributed on a printed circuit board. The optimum value of ESR, , is determined by (5) and (6) provided the magnitude of the connection inductance impedance, (ESL), is small relative to . If is greater than or equal to , more lossy components can be added in order to increase the value of . In situations where it is not possible to add enough components to make (ESL), critical damping of power bus resonances cannot be achieved. In these cases, the optimum value for the equivalent series resistance of each component is ESR . If is not too large relative to , the component losses will still damp power bus resonances significantly.
Results of other studies [8] have concluded that decoupling capacitors should be selected to have the lowest possible value of ESR. These studies inherently assume that power bus resonances are damped by other sources of loss and this approach may be best suited to boards with closely spaced power and ground planes. The methodology presented here is most appropriate for boards with a power/ground spacing 0.5 mm (20 mils). With these wider spacings, power bus resonances tend to be a more significant problem and component loss is more effective than other sources of loss.
